PROFIBUS DP Slave Subsystem for Altera-Intel FPGA |
IP Core configuration | - PROFIBUS DP Slave IP core
- Communication CPU IP core for processing the PROFIBUS DP protocol
- DPRAM interface to application processor (FPGA-internal or external)
|
PROFIBUS clocks | 16 MHz, 84 MHz |
Supported FPGA families | Cyclone III, Cyclone IV, Cyclone V, Cyclone V SoC, Cyclone 10 LP, MAX 10 |
Functionality | - PROFIBUS DP Slave
- PROFIBUS DP, PROFIBUS DP-V1
- Cyclic services
- Sync / Freeze
- Input / output data: up to 244 Bytes each
- Configuration / parameter / diagnosis data: up to 244 Bytes each
- Acyclic Read / Write (Master Class 1 and Class 2)
- Up to 3 simultaneous Master Class 2 connections
- Automatic baud rate recognition
- Identification & Maintenance services (IM0)
- Modular slave with up to 64 modules
- Support of dynamic I/O configuration by Slave application
- Diagnostic alarms and Pull/Plug alarms
- Support of redundancy switch over command
- Optional line redundancy
|
Cycle time | down to 100 μs (minimum slave interval) |
Application Programming Interface | Simple Device Application Interface (SDAI) |